Welcome to paproc’s documentation!

Not-so-simple 5 (?) stages pipelined processor for my MSc Processor Architecture course.

Pipeline Stages

Stages:

• FETCH Stage
• DECODE Stage
  • Components
    • Register file
  • Instruction format
  • Registers
• EXEC Stage
  • ALU
  • ALU control